




PSDB_PHY2

**1 Gbps Switched Ethernet Networking
Daughterboard**



Data Book
January 2009

***GiDEL* products and their generated products are not designed, intended, authorized, or warranted to be suitable for use in life-support applications, devices or systems or other critical applications**

© 1993 - 2009 by *GiDEL* Ltd. All rights reserved. *GiDEL*, *PROCStar III*[™], *PROCSpark II*[™], *PSDB_PHY2*[™], *PROCWizard*[™], *PROCMultiPort*[™] and other product names are trademarks of *GiDEL* Ltd., which may be registered in some jurisdictions. This information is believed to be accurate and reliable, but *GiDEL* Ltd. assumes no responsibility for any errors that may appear in this document. *GiDEL* reserves the right to make changes in the product specifications without prior notice.

Windows NT, Windows XP, Windows 2000, Stratix II, Cyclone II, DDRII, TMS320C6414T and other brand and product names are trademarks or registered trademarks of their respective holders.

USA

1600 Wyatt Drive Suite 1
Santa Clara,
CA 95054, USA
Tel: 1 - 408 - 969 - 0389
Fax: 1 - 866 - 615 - 6810

sales_usa@GiDEL.com

Worldwide

2 Ha'ilan Street, P.O. Box 281
Or Akiva,
Israel 30600
Tel: +972 - 4610 - 2500
Fax: +972 - 4610 - 2501

sales_eu@GiDEL.com

Web: www.GiDEL.com
info@GiDEL.com



Contents

Introduction.....	2
Key Features	3
Standard Models.....	4
User Signals	5
Mechanical Specifications	8
Power Consumption.....	9
Data Book History.....	10



Figures

Figure 1 : <i>PSDB_PHY2</i> TM block diagram.	3
Figure 2: <i>PSDB_PHY2</i> Signal Connectivity Schematic.....	5
Figure 3 : <i>PSDB_PHY2</i>TM Mechanical Dimensions (bottom view).	8



Tables

Table 1: <i>PSDB_PHY2</i> [™] Standard Models.....	4
Table 2: User I/Os	7
Table 3: <i>PSDB_PHY2</i> [™] Current Consumption	9
Table 4: Data Book History	10



Introduction

The GiDEL line of **PROC** boards provide a high capacity, high-speed FPGA-based platform equipped with high throughput and massive memory resulting in a powerful and highly flexible system. These PROC boards are designed to support GiDEL daughter boards (**PSDBs**) enabling to connect external IO lines, to add unique features, and to expand the FPGA's connectivity.

The **GiDEL PSDB_PHY2™** daughter board enables to add to a PROC board two switched RJ45 copper ports for 1Gbps Ethernet networking.

The Gidel PSDB family includes two types of daughter boards referred to as **PSDB1** and **PSDB2**, each composed of single and dual connectors, respectively. The **PSDB_PHY2** is a PSDB1 type daughter board. To determine if your PROC board supports PSDB1 daughter board, contact the Gidel technical support.

The following figure shows a block diagram of the **PSDB_PHY2** system.




Figure 1 : **PSDB_PHY2**[™] block diagram.

GIDEL PSDB_PHY2 includes the following features:

- ✓ Two switched 1Gbps RJ45 copper Ethernet ports
- ✓ Marvell 88E6121 Gigabit Ethernet Switch
- ✓ GMII/MII MAC interface from switch to FPGA.
- ✓ FPGA Switch management
- ✓ Automatic detection by hardware / software



Standard Models

The following model is currently available:

Ordering Code (Basic Model)	Switch Device	Number of Ports
<i>PSDB_PHY2</i> TM	88E6121	2

Table 1: *PSDB_PHY2*TM Standard Models



User Signals

The **GiDEL PROCWizard™** software can generate a top-level design for each FPGA located on a PROC board. For an FPGA connected to **PSDB_PHY2**, the **PROCWizard** automatically generates the top-level signals that connect to the **PSDB_PHY2** switches. The **PROCWizard** also generates the board constraints needed to physically connect these signals to the daughterboard.

The following figure shows the **PSDB_PHY2** and PROC board FPGA signal connectivity:




Figure 2: PSDB_PHY2 Signal Connectivity Schematic

The following table describes the generated top-level signals and their functions.

Symbol	Function	Direction
mdc_cpu	<p>MDC is the clock reference for the serial management interface. A continuous clock stream is not mandatory. The maximum frequency supported is 8.3 MHz.</p> <p>MDC for the designated port must be left floating when not used.</p>	Output
mdio_cpu	<p>MDIO is the management data. MDIO transfers management data in and out of the device synchronously to MDC.</p> <p>If not used, this signal must be set as "Z".</p>	In/Out
resetn	Switch Hardware Reset. Active low.	Output
rxclk	<p>Receive Clock. RXCLK provides a:</p> <ul style="list-style-type: none"> • 125 MHz clock reference for RXDV and RXD[7..0] in 1000Mbps mode • 25 MHz clock reference in 100 Mbps mode • 2.5 MHz clock reference in 10 Mbps mode. 	Input
rxdv	<p>Receive Data Valid. When RXDV is asserted, data received on the cable is decoded and presented on RXD[7..0].</p> <p>RXDV is synchronized to RXCLK.</p>	Input
rxid[7..0]	<p>Receive Data. Symbols received on the cable are decoded and presented on:</p> <ul style="list-style-type: none"> • RXD[7..0] in 1000Mbps mode • RXD[3..0] in 10/100Mbps modes. RXD[7..4] is driven low in these modes. <p>RXD[7..0] is synchronized to RXCLK.</p>	Input
txen	<p>Transmit Enable. When TXEN is asserted, data on TXD[7..0] is encoded and transmitted onto the cable.</p> <p>TXEN is synchronous to GTXCLK in 1000 Mbps mode and synchronous to TXCLK in 10/100Mbps modes.</p>	Output

Symbol	Function	Direction
txclk	<p>MII Transmit Clock. TXCLK provides a:</p> <ul style="list-style-type: none"> • 25 MHz clock reference for TXEN, TXER, and TXD[3..0] in 100Mbps mode • 2.5 MHz clock reference in 10Mbps mode. <p>Not used in GMII mode.</p>	Input
txd[7..0]	<p>Transmit Data. In GMII mode, TXD[7..0] presents the data byte to be transmitted onto the cable in 1000Mbps mode.</p> <p>In MII mode, TXD[3..0] presents the data nibble to be transmitted onto the cable in 10/100Mbps modes. TXD[7..4] is ignored in these modes, but must be driven either high or low.</p> <p>TXD[7..0] is synchronized to GTXCLK in 1000Mbps mode and synchronized to TXCLK in 10/100Mbps modes.</p>	Output
gtxclk	<p>GMII Transmit Clock. GTXCLK provides a 125 MHz clock reference for TXEN and TXD[7..0]. This clock can be stopped when the device is in 10/100Mbps modes, and during Auto-Negotiation.</p>	Output
intn	<p>Interrupt From Switch. Active low</p>	Input

Table 2: User I/Os



Mechanical Specifications

PSDB_PHY2 is a PSDB type 1 daughterboard in accordance to the following mechanical dimensions:




Figure 3 : **PSDB_PHY2**TM Mechanical Dimensions (bottom view).



Power Consumption

PSDB_PHY2 obtains its power from the motherboard's 3.3 Volt source

The following table describes the **PSDB_PHY2** current consumption.

Minimum	Maximum
0.5A	1.5A

Table 3: PSDB_PHY2™ Current Consumption

Note: The power consumption may vary depending on Ethernet link type and data rate.



Data Book History

Date	Changes
11/2006	Initial Version
01/2009	<ul style="list-style-type: none">• Update of <i>Table 2: User I/Os</i>• Addition of <i>Figure 2:PSDB_PHY2 Signal Connectivity Schematic</i>

Table 4: Data Book History